sss7modem/software/Arduino/ardusss7.cpp

89 lines
1.5 KiB
C++
Raw Normal View History

2016-11-21 12:48:29 +01:00
#include "ardusss7.h"
#include <avr/io.h>
#include <avr/interrupt.h>
SSS7Wrapper SSS7;
void SSS7Wrapper::init() {
2016-11-21 12:48:29 +01:00
sss7_init();
this->setupUart();
this->setupTimer();
}
uint8_t SSS7Wrapper::canSend() {
return sss7_can_send();
}
void SSS7Wrapper::send(uint8_t msg[SSS7_PAYLOAD_SIZE]) {
return sss7_send(msg);
}
uint8_t SSS7Wrapper::sendFailed() {
return sss7_send_failed();
}
uint8_t SSS7Wrapper::hasReceived() {
return sss7_has_received();
}
void SSS7Wrapper::getReceived(uint8_t msg[SSS7_PAYLOAD_SIZE]) {
sss7_get_received(msg);
}
void SSS7Wrapper::setupUart() {
2016-12-25 21:39:33 +01:00
UBRR0H = UBRR_VAL >> 8; // Setting baudrate
UBRR0L = UBRR_VAL & 0xFF;
2016-11-21 12:48:29 +01:00
2016-12-25 21:39:33 +01:00
UCSR0B = (1 << TXEN0) | (1 << RXEN0); // Enable TX and RX
UCSR0C = (1 << UCSZ01) | (1 << UCSZ00); // Asynchronous 8N1
2016-11-21 12:48:29 +01:00
// flush UDR
do
{
2016-12-25 21:39:33 +01:00
UDR0;
2016-11-21 12:48:29 +01:00
}
2016-12-25 21:39:33 +01:00
while (UCSR0A & (1 << RXC0));
2016-11-21 12:48:29 +01:00
// reset tx and rx complete flags
2016-12-25 21:39:33 +01:00
UCSR0A = (1 << RXC0) | (1 << TXC0);
2016-11-21 12:48:29 +01:00
2016-12-25 21:39:33 +01:00
UCSR0B |= (1 << TXCIE0) | (1 << RXCIE0); // enable tx and rx interrupts
2016-11-21 12:48:29 +01:00
}
void uart_put_byte(uint8_t byte) {
2016-12-25 21:39:33 +01:00
UDR0 = byte;
2016-11-21 12:48:29 +01:00
}
uint8_t uart_get_byte() {
2016-12-25 21:39:33 +01:00
return UDR0;
2016-11-21 12:48:29 +01:00
}
2016-12-26 23:26:19 +01:00
ISR(USART_RX_vect) {
2016-11-21 12:48:29 +01:00
sss7_process_rx();
}
2016-12-26 23:26:19 +01:00
ISR(USART_TX_vect) {
2016-11-21 12:48:29 +01:00
sss7_process_tx();
}
2016-11-21 13:10:14 +01:00
void SSS7Wrapper::setupTimer() {
2016-12-25 21:39:33 +01:00
TCCR1B = 0;
TCNT1 = 65535 - 16000; //Preload for 16000 ticks to overflow
2016-11-26 22:44:56 +01:00
// Take the Timer by force ...
2016-12-25 21:39:33 +01:00
TCCR1A = 0;
TCCR1B = (1 << CS10); // Prescaler 1
TCCR1C = 0;
2016-11-26 22:44:56 +01:00
2016-12-25 21:39:33 +01:00
TIMSK1 = (1 << TOIE1);
2016-11-21 13:10:14 +01:00
}
2016-12-26 00:33:19 +01:00
ISR(TIMER1_OVF_vect) {
2016-12-25 21:39:33 +01:00
TCNT1 = 65535 - 16000; //Preload for 16000 ticks to overflow
2016-11-21 13:10:14 +01:00
sss7_process_ticks(sss7_timeout_increment);
}